Signal quantization model for controlling power electronic circuits in digital signal processing
1
Xinxiang Vocational and Technical College Henan, 453006, China
Submission date: 2025-09-05
Final revision date: 2026-03-02
Acceptance date: 2026-03-06
Online publication date: 2026-03-12
Publication date: 2026-03-12
KEYWORDS
TOPICS
ABSTRACT
This article discusses key points of digital signal processing as they pertain to the digital control circuits of power electronics. In this paper, we will discuss some common issues related to signal sampling, coherent sampling, sampling rate, jitter of the sampling pulse, successive vs. simultaneous sampling in a multichannel structure, signal resolution, interpolation during decimation, and digitization of analog circuits. But since they don't account for dynamic shifts and don't decrease interference, current signal estimate techniques can't provide reliable parameter data. To achieve high-precision signal parameter identification while providing data for programs such as wide-frequency fluctuation evaluation and enhancing energy efficiency issues, this work proposes a broadband indicator analysis approach that considers essential wave dynamics and reduces interference. To begin, knowledge about the waveforms and frequencies of the different components is extracted using the variational modal decomposition. Second, adjust the midrange frequencies so that they function as filters. Lastly, parameter estimation of wideband signals is accomplished using the least square approach. Noise, frequency dynamics modulation, frequency ramp changes, and other conditions are used to test the algorithm's efficiency. The suggested approach successfully estimates the broadband signal's parameters with total vector errors of less than 3%.
FUNDING
This research received no external funding.
REFERENCES (25)
1.
Zhang Y, Chen Z, Liao W, Xi W, Chen C, Jiang J. A low-power, high-resolution analog front-end circuit for carbon-based SWIR photodetector. Electronics. 2024;13(18). https://doi.org/10.3390/electr....
2.
Masuda Y, Nagayama J, Cheng T, Ishihara T, Momiyama Y, Hashimoto M. Low-power design methodology of voltage over-scalable circuit with critical path isolation and bit-width scaling. IEICE Trans Fundam Electron Commun Comput Sci. 2022;105-A:509–517. https://doi.org/10.1587/transf....
3.
Dineshkumar K, Sudha GF. Design and analysis of CMOS dynamic comparator for high-speed low-power applications using charge sharing technique. IETE J Res. 2022;69:9137–9151. https://doi.org/10.1080/037720....
4.
Bin Abd Majid MI, Sahak R, Subramaniam K, Zainuddin AA, Rahman SH, Puzi AA, et al. Analysis and design of low power consumption 8T and 10T full adder CMOS technology. In: Proc IEEE 13th Annu Inf Technol Electron Mobile Commun Conf (IEMCON). 2022:522–527. https://doi.org/10.1109/IEMCON....
5.
Yamamoto K, Masakazu M. The analysis method using deep learning for harmonics generated by power conversion devices. In: Proc IEEE Global Conf Consum Electron (GCCE). 2024:1149–1150. https://doi.org/10.1109/GCCE62....
6.
Quan J, Liu Z, Li B, Zeng C, Luo J. 55 nm CMOS mixed-signal neuromorphic circuits for constructing energy-efficient reconfigurable SNNs. Electronics. 2023;12(19). https://doi.org/10.3390/electr....
7.
Shiue M, Lo Y, Jung C. Design of an internal asynchronous 11-bit SAR ADC for biomedical wearable application. Electronics. 2024;13(17). https://doi.org/10.3390/electr....
8.
Wang F, Ji X, Guo A, Yin L, Zhang J. Design and implementation of multi-channel readout circuits for low-temperature environments. Electronics. 2023;12(9). https://doi.org/10.3390/electr....
9.
Ma S, Wu T, Zhang J, Ren J. A 5G wireless event-driven sensor chip for online power-line disturbances detecting network in 0.25 μm GaAs process. IEEE Trans Ind Electron. 2021;68:5271–5280. https://doi.org/10.1109/TIE.20....
10.
Thamizharasan V, Kasthuri N. Design of proficient two operand adder using hybrid carry select adder with FPGA implementation. IETE J Res. 2022;69:9152–9165. https://doi.org/10.1080/037720....
11.
Jagadeeshkumar N, Meganathan D. A systematic design of novel energy efficient 64-bit parallel-prefix adder. Int J Electron. 2021;108:1821–1842. https://doi.org/10.1080/002072....
12.
Das R, De BP, Ghosh S, Kar R, Mandal D, Appasani B. Optimal CMOS analog amplifier circuit design using a modified PSO for consumer electronic applications. J Electr Comput Eng. 2024. https://doi.org/10.1155/jece/2....
13.
Lee S, Kim K, Shim M, Nam I. A digital signal processing based detection circuit for short-circuit protection of SiC MOSFET. IEEE Trans Power Electron. 2021;36:13379–13382. https://doi.org/10.1109/TPEL.2....
14.
De Salvo A, Rondelli F, Di Lauro M, Tomassini A, Greco P, Stieglitz T, et al. Organic electronics circuitry for in situ real-time processing of electrophysiological signals. Adv Mater Interfaces. 2023;10. https://doi.org/10.1002/admi.2....
15.
Kamran K, Shahzad G, Rizwan Mughal M, Ahmed F, Khan BM. Board-level power integrity analysis for complex high-speed printed circuit boards. In: Proc IEEE Workshop Signal Power Integrity (SPI). 2022:1–6. https://doi.org/10.1109/SPI543....
16.
Al-Dori O, Vural AM. Experimental comparison of operational amplifier and voltage sensor-based zero-crossing detector circuits for power electronic converters. J Electr Eng. 2023;74:485–491. https://doi.org/10.2478/jee-20....
17.
Jendernalik W, Jakusz J. Fully tunable analog biquadratic filter for low-power auditory signal processing in CMOS technologies. Electronics. 2024;13(16). https://doi.org/10.3390/electr....
18.
Kumar J, Mahajan AN, Deswal S, Saxena A, Gupta RS. Design of low power analog/RF signal processing circuits using 22 nm silicon-on-insulator Schottky barrier nanowire MOSFET. Int J High Speed Electron Syst. 2024. https://doi.org/10.1142/S01291....
19.
Venkatesh A, Naveen Kumar V, Sathisha SB. Ultra-low power circuit design techniques for audio-based environmental sensing in IoT networks. Int J Res Appl Sci Eng Technol. 2024. https://doi.org/10.22214/ijras....
20.
Jain M, Maini S, Jain S. FPGA implementation of power-efficient multipliers for digital signal processing applications. Recent Adv Electr Electron Eng. 2024. https://doi.org/10.2174/012352....
21.
Laxman A, N SS, B RN. Design and analysis of low power hybrid logic adder for signal processing applications. Int J Electr Electron Eng. 2023;10. https://doi.org/10.14445/23488....
22.
Lee M, Lee N, Gwon H, Kim J, Hwang Y, Cho S. Design of radiation-tolerant high-speed signal processing circuit for detecting prompt gamma rays by nuclear explosion. Electronics. 2022;11(18). https://doi.org/10.3390/electr....
23.
Singh T, Tripathi SL, Prakash KB. Design of low-power 16-bit R-2R digital-to-analog converter for effective biomedical signal processing. Int J High Speed Electron Syst. 2021. https://doi.org/10.1142/S01291....
24.
Kapaka AK, Zaidi AM, Raj B. Design and verification of high-speed, low-power flash ADC for mixed signal applications. In: Proc Int Conf Electron Commun Signal Process (ICECSP). 2024:1–6. https://doi.org/10.1109/ICECSP....
25.
Pandiev I, Antchev H, Kurtev N, Tomchev N, Aleksandrova M. Analysis and design of low-power piezoelectric energy harvesting circuit for wearable battery-free power supply devices. Electronics. 2024;14(1). https://doi.org/10.3390/electr....
| eISSN: | 2449-5220 |
We process personal data collected when visiting the website. The function of obtaining information about users and their behavior is carried out by voluntarily entered information in forms and saving cookies in end devices. Data, including cookies, are used to provide services, improve the user experience and to analyze the traffic in accordance with the Privacy policy. Data are also collected and processed by Google Analytics tool (more).
You can change cookies settings in your browser. Restricted use of cookies in the browser configuration may affect some functionalities of the website.
You can change cookies settings in your browser. Restricted use of cookies in the browser configuration may affect some functionalities of the website.
