Efficient implementation of fractional sampling rate conversion (SRC) on FPGA
More details
Hide details
1
Electronic Engineering Department, Electronics Engineering College, Ninevah University, Mosul 41005, Iraq
Submission date: 2025-01-10
Final revision date: 2025-07-29
Acceptance date: 2025-07-31
Online publication date: 2025-08-03
Publication date: 2025-08-03
Corresponding author
Sahar Lazim Qaddoori
Electronic Engineering Department, Electronics Engineering College, Ninevah University, Mosul 41005, Iraq
KEYWORDS
TOPICS
ABSTRACT
Field Programmable Gate Arrays (FPGAs) include versatile features, which make them useful for use in Digital Signal Processing (DSP)-based systems that require high levels of performance. This paper introduces hardware implementation of decimator (M), Interpolator (L), and Sample Rate Conversion (SRC) by factor L/M, using different structure realizations (direct, efficient, and polyphase). Initially, a digital low-pass Finite Impulse Response (FIR) filter is designed using the Remez algorithm for filter coefficient calculation and realized with a decimator (M=2), an Interpolator (I=5), and SRC (5/2). These design structures are implemented using Xilinx Simulink blocks on the Artix 7 (XC7A-1csg324) FPGA development board. In the decimator, the polyphase structure represents the best design in terms of resource utilization, such as registers, Look Up Table (LUT), flip-flops, total real-time, memory usage, and multiplexers, while the direct structure consumes more resources. The same results are in the Interpolator. For SRC, it can be noted that the efficient design with linear phase is better in terms of device utilizations, while the direct structure is best in the number of unique control sets and number of multiplexers.
REFERENCES (22)
1.
Lyons RG. Understanding digital signal processing, 3/E. Pearson Education India; 1997.
2.
Sondermeyer J. Rational sample rate conversion with blackfin processors. Engineer to Engineer Note EE-183: 1-25.
3.
Tan L, Jiang J. Digital signal processing: fundamentals and applications. Academic press; 2018 Oct.
4.
Ingle VK, Proakis JG. Digital signal processing using MATLAB. CL-Engineering 3/E; 2011.
5.
Zeineddine A, Nafkha A, Paquelet S, Moy C, Jezequel PY. Comprehensive survey of FIR-based sample rate conversion. Journal of Signal Processing Systems. 2021;93(1):113-25.
https://doi.org/10.1007/s11265....
6.
Milic L. Multirate filtering for digital signal processing: MATLAB applications: MATLAB applications. IGI Global. 2009.
7.
Gadawe NT, Hamad RW, Qaddoori SL. Realization of IIR digital filter structures for ecg denoising. Journal Européen des Systèmes Automatisés. 2024;57(2):599.
https://doi.org/10.18280/jesa.....
8.
Arnaldi LH. Implementation of a polyphase filter bank channelizer on a ZYNQ FPGA. In2020 Argentine Conference on Electronics (CAE) 2020: 57-62.
https://doi.org/10.1109/CAE487....
9.
Datta D, Mitra P, Dutta HS. FPGA implementation of high performance digital down converter for software defined radio. Microsystem Technologies. 2022;28(2):533-42.
https://doi.org/10.1007/s00542....
10.
Pinjerla,S, Rao S, and Reddy P. Design of energy efficient and reconfigurable sample rate converter using FPGA devices, Indonesian Journal of Electrical Engineering and Computer Science. 2024: 854-862.
http://doi.org/10.11591/ijeecs....
11.
Woods R, McAllister J, Lightbody G, Yi Y. FPGA-based implementation of signal processing systems. John Wiley & Sons; 2008.
12.
Hassan M. Design and implementation of sampling rate conversion system for electroencephalogram (EEG) on FPGA device (Doctoral dissertation, Khulna University of Engineering & Technology (KUET), Khulna, Bangladesh).
13.
Jing Q, Li Y, Tong J. Performance analysis of multi-rate signal processing digital filters on FPGA. EURASIP Journal on Wireless Communications and Networking. 2019;4(1):31.
https://doi.org/10.1186/s13638....
14.
Zeineddine A, Paquelet S, Nafkha A, Jezequel PY, Moy C. Efficient arbitrary sample rate conversion for multi-standard digital front-ends. In2019 17th IEEE International New Circuits and Systems Conference (NEWCAS). 2019.
http://doi.org/10.1109/NEWCAS4....
15.
Vaithiyanathan D, Mariammal K, James BP. Performance Analysis of Multirate Filter Structures for Signal Processing Applications. In2023 3rd International Conference on Smart Generation Computing, Communication and Networking (SMART GENCON). 2023.
http://doi.org/10.1109/SMARTGE....
16.
Ghosh J, Jatoth RK, Bhattacharjee J. Design and Implementation of a configurable Asynchronous Sample-Rate Converter for Digital Audio. In 2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT). 2023.
http://doi.org/10.1109/ ICCCNT56998.2023.10307751.
17.
Shahabuddin S, Manninen P, Juntti M. A fractional sample rate converter with parallelized multiphase output: algorithm and FPGA implementation. Journal of Signal Processing Systems. 2022; 4(12):1459-69.
https://doi.org/10.1007/s11265....
18.
Touil L, Hamdi A, Gassoumi I, Mtibaa A. Design of low‐power structural FIR filter using data‐driven clock gating and multibit flip‐flops. Journal of Electrical and Computer Engineering. 2020;(1): 8108591.
https://doi.org/10.1155/2020/8....
19.
Proakis JG. Digital signal processing: principles, algorithms, and applications, 4/E. Pearson Education India. 2007.
20.
Digilent ND. FPGA Board Reference Manual, Rev. B, February. 2017;27.
21.
Digilient Inc. Nexys4 DDR™ FPGA Board Reference Manual.
22.
Stearns SD, Hush DR. Digital signal processing with examples in MATLAB. CRC press; 2016.